CSE225: Introduction to ASIC Systems Design

Verilog digital logic design with emphasis on ASIC and FPGA design. Students design and verify large-scale systems. Assignments and project use the Verilog Hardware Description Language with emphasis on verification and high-frequency ASIC/FPGA targets. Course may be taught in conjunction with CSE 125.

Prerequisite(s): Enrollment is restricted to graduate students. It is assumed that students have introductory knowledge of computer architecture, processor pipelines, and structural verilog. Undergraduates may enroll with instructor permission and should enroll in CSE 125.

7 credits

Year Fall Winter Spring Summer
2024-25
2025-26
2023-24
2022-23
2021-22
Comments

Formerly CMPE 225

While the information on this web site is usually the most up to date, in the event of a discrepancy please contact your adviser to confirm which information is correct.