CSE127A: Chip Design Capstone I

First of a two-course sequence focused on design specification, RTL development, and functional verification. Students work in teams to define and document a chip project, develop synthesizable RTL, and build testbenches. Emphasizes project planning, design methodology, and collaborative engineering practices. Prerequisite(s): CSE 125 or CSE 225; and previous or concurrent enrollment in CSE 122 or CSE 222A; and previous or concurrent enrollment in CSE 185E or CSE 185S.

5 credits

Year	Fall	Winter	Spring	Summer
2025-26		Section 01 Matthew R Guthaus (mrg)

While the information on this web site is usually the most up to date, in the event of a discrepancy please contact your adviser to confirm which information is correct.